PREV UP NEXT

ROADMAP

• Contribute to a Free silicon EDA ecosystem.
• Integration (Forward, Backward annotation) with backend tools (Klayout, ngspice, Xyce).
• Input filters for more schematic formats as done for GSCHEM / Lepton-Eda (see right picture).
• Native Windows port improvements.
• Allow changing simulator (Ngspice / Xyce) with minimal / no schematic changes.
• Mixed mode simulation: Leverage Xyce / Icarus Verilog (XyceCInterface-VPI)?
• Documentation improvements considering problems / issues encountered by new users.
• Other improvements driven by users. Your feedback is Welcome!